


## Computer Arithmetic, Lecture 6:

$$1 + 1 = 10$$

Hossam A. H. Fahmy



- The subtraction, multiplication, and division are based on the addition.

- The addition is also fundamental in determining the processor cycle time and hence the overall performance.

Many people worked on addition producing algorithms that differ in minute details.

3

## Types of adders

4

## Full adder

The sum and carry at a certain bit location are:

$$\begin{aligned} s_i &= a_i \oplus b_i \oplus c_i && (\text{Odd}) \\ c_{i+1} &= a_i b_i + a_i c_i + b_i c_i && (\text{Majority}) \end{aligned}$$

- An incoming carry propagates to  $c_{i+1}$  if  $p_i = a_i + b_i = 1$ .
- A carry is generated (regardless of  $c_i$ ) if  $g_i = a_i b_i = 1$ .
- An incoming carry is absorbed (killed) if  $k_i = \bar{a}_i \bar{b}_i = 1$ .

Note that  $c_{i+1} = g_i + p_i c_i = g_i + t_i c_i$  where  $t_i = a_i \oplus b_i$ .

**Time:** variable time versus fixed (usually worst case) time.

**Arrival of inputs:** serial versus parallel adders.

**Operands:** two-operand versus multi-operand adders.

Two-operand parallel addition may use ripple carry, carry skip, carry select, conditional sum, carry lookahead, prefix, ...

## Rippling the carry

### Carry skip idea

- The simplest parallel addition uses a *ripple carry adder*.
- Since  $c_{i+1} = a_i b_i + a_i c_i + b_i c_i$ , the generation of the carry takes 2 gate delays.
- The complete adder takes  $2n$  gate delays.

We know that  $c_{i+1} = g_i + p_i c_i$ . Hence,

$$\begin{aligned} c_{i+1} &= g_i + p_i(g_{i-1} + p_{i-1}c_{i-1}) \\ &= g_i + p_i g_{i-1} + p_i p_{i-1}g_{i-2} + p_i p_{i-1}p_{i-2}c_{i-2} \end{aligned}$$

- A low order carry propagates if all the propagate signals are active. With the simple grouping  $P_{i \leftarrow i-2} = p_i p_{i-1}p_{i-2}$ , we have

$$c_{i+1} = c_{i+1}(\text{out of full adder } i+1) + P_i c_{i-2}$$

If the group propagation signal is ready, we *skip* over the group.

### Carry skip analysis

### Carry select and conditional sum idea

Instead of waiting for the carry then perform the summation, let us prepare two sums one with the carry assumed as zero and the other with the carry assumed as one.

- We can break the long operand into smaller groups with two sums for each group. Once available, the *carry selects* the correct sum via a multiplexer.

The time delay is  $5 + 2 \lceil \log_{r-1}(\lceil n/r \rceil - 1) \rceil$

- If the group size is reduced to just a pair of positions this is *conditional sum*.

A decimal conditional sum example

The operation is:

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|   | 2 | 6 | 7 | 7 | 4 | 1 | 0 | 0 | 2 | 6 | 9 | 2 | 4 | 3 | 5 | 8 |
| + | 5 | 6 | 0 | 4 | 9 | 7 | 9 | 4 | 1 | 5 | 1 | 7 | 1 | 6 | 4 | 5 |
|   | 8 | 2 | 8 | 2 | 3 | 8 | 9 | 4 | 4 | 2 | 0 | 9 | 6 | 0 | 0 | 3 |

Carry lookahead; grouping the carries

Carry lookahead, second level

12

With the grain concrete and mortar we get

$$\begin{aligned}
& + P_{15 \leftarrow 12} P_{11 \leftarrow 8} P_{7 \leftarrow 4} c_4 \\
= & G_{15 \leftarrow 12} + P_{15 \leftarrow 12} G_{11 \leftarrow 8} + P_{15 \leftarrow 12} P_{11 \leftarrow 8} G_{7 \leftarrow 4} \\
& + P_{15 \leftarrow 12} P_{11 \leftarrow 8} P_{7 \leftarrow 4} G_{3 \leftarrow 0} + P_{15 \leftarrow 12} P_{11 \leftarrow 8} P_{7 \leftarrow 4} P_{3 \leftarrow 0} c_0
\end{aligned}$$

Once more we can define:

$$\begin{aligned}
G_{15 \leftarrow 0} &= G_{15 \leftarrow 12} + P_{15 \leftarrow 12} G_{11 \leftarrow 8} + P_{15 \leftarrow 12} P_{11 \leftarrow 8} G_{7 \leftarrow 4} \\
&\quad + P_{15 \leftarrow 12} P_{11 \leftarrow 8} P_{7 \leftarrow 4} G_{3 \leftarrow 0} \\
P_{15 \leftarrow 0} &\equiv P_{15 \leftarrow 12} P_{11 \leftarrow 8} P_{7 \leftarrow 4} P_{3 \leftarrow 0}
\end{aligned}$$

Notice that each of  $G_{3 \leftarrow 0}$  and  $P_{3 \leftarrow 0}$  needs two gate delays after getting  $g_i$  and  $p_i$ . Then for each carry we need two more gate delays. Hence, the calculation of  $c_{16}$  takes  $1 + 2 + 4 \times 2 = 11$  gate delays.

$$c_{16} \equiv G^{1E}_{\gamma\gamma}{}^{13} + P_{1E}{}^{13} c_{13}$$

$$\begin{aligned}
c_{16} &= G_{15 \leftarrow 12} + P_{15 \leftarrow 12} c_{12} \\
&= G_{15 \leftarrow 12} + P_{15 \leftarrow 12} G_{11 \leftarrow 8} + P_{15 \leftarrow 12} P_{11 \leftarrow 8} c_8 \\
&= G_{15 \leftarrow 12} + P_{15 \leftarrow 12} G_{11 \leftarrow 8} + P_{15 \leftarrow 12} P_{11 \leftarrow 8} c_8
\end{aligned}$$

Cannulae length and survival

12

$$\begin{aligned}
c_{16} &= G_{15 \leftarrow 12} + P_{15 \leftarrow 12} c_{12} \\
&= G_{15 \leftarrow 12} + P_{15 \leftarrow 12} G_{11 \leftarrow 8} + P_{15 \leftarrow 12} P_{11 \leftarrow 8} c_8 \\
&= G_{15 \leftarrow 12} + P_{15 \leftarrow 12} G_{11 \leftarrow 8} + P_{15 \leftarrow 12} P_{11 \leftarrow 8} G_{7 \leftarrow 4} \\
&\quad + P_{15 \leftarrow 12} P_{11 \leftarrow 8} P_{7 \leftarrow 4} c_4 \\
&= G_{15 \leftarrow 12} + P_{15 \leftarrow 12} G_{11 \leftarrow 8} + P_{15 \leftarrow 12} P_{11 \leftarrow 8} G_{7 \leftarrow 4} \\
&\quad + P_{15 \leftarrow 12} P_{11 \leftarrow 8} P_{7 \leftarrow 4} G_{3 \leftarrow 0} + P_{15 \leftarrow 12} P_{11 \leftarrow 8} P_{7 \leftarrow 4} P_{3 \leftarrow 0} c_0
\end{aligned}$$

Once more we can define:

$$\begin{aligned} G_{15 \leftarrow 0} &= G_{15 \leftarrow 12} + P_{15 \leftarrow 12} G_{11 \leftarrow 8} + P_{15 \leftarrow 12} P_{11 \leftarrow 8} G_{7 \leftarrow 4} \\ &\quad + P_{15 \leftarrow 12} P_{11 \leftarrow 8} P_{7 \leftarrow 4} G_{3 \leftarrow 0} \\ P_{15 \leftarrow 0} &\equiv P_{15 \leftarrow 12} P_{11 \leftarrow 8} P_{7 \leftarrow 4} P_{3 \leftarrow 0} \end{aligned}$$


Notice that each of  $G_{3 \leftarrow 0}$  and  $P_{3 \leftarrow 0}$  needs two gate delays after getting  $g_i$  and  $p_i$ . Then for each carry we need two more gate delays. Hence, the calculation of  $c_{16}$  takes  $1 + 2 + 4 \times 2 = 11$  gate delays.

$$\begin{aligned} G_{15 \leftarrow 0} &= G_{15 \leftarrow 12} + P_{15 \leftarrow 12} G_{11 \leftarrow 8} + P_{15 \leftarrow 12} P_{11 \leftarrow 8} G_{7 \leftarrow 4} \\ &\quad + P_{15 \leftarrow 12} P_{11 \leftarrow 8} P_{7 \leftarrow 4} G_{3 \leftarrow 0} \\ P_{15 \leftarrow 0} &\equiv P_{15 \leftarrow 12} P_{11 \leftarrow 8} P_{7 \leftarrow 4} P_{3 \leftarrow 0} \end{aligned}$$

$$\begin{aligned} G_{15 \leftarrow 0} &= G_{15 \leftarrow 12} + P_{15 \leftarrow 12} G_{11 \leftarrow 8} + P_{15 \leftarrow 12} P_{11 \leftarrow 8} \\ &\quad + P_{15 \leftarrow 12} P_{11 \leftarrow 8} P_{7 \leftarrow 4} G_{3 \leftarrow 0} \\ P_{15 \leftarrow 0} &\equiv P_{15 \leftarrow 12} P_{11 \leftarrow 8} P_{7 \leftarrow 4} P_{3 \leftarrow 0} \end{aligned}$$

## Time delay in a 64 bit adder

### Canonic and prefix adders



$$\begin{aligned}
 c_{48} &= G_{47 \leftarrow 0} + P_{47 \leftarrow 0} c_0 \\
 c_{60} &= G_{59 \leftarrow 48} + P_{59 \leftarrow 48} c_{48} \\
 c_{63} &= G_{62 \leftarrow 60} + P_{62 \leftarrow 60} c_{60} \\
 s_{63} &= t_{63} \oplus c_{63}
 \end{aligned}$$

Hence the delay is  $2 \times (2 \lceil \log_2 n \rceil - 1) + 1 + 1 = 4 \times \lceil \log_2 n \rceil$ .

## Ling adder

We notice that  $g_i = p_i g_i$  and hence

$$\begin{aligned}
 G_{i \leftarrow i-3} &= g_i + p_i g_{i-1} + p_i p_{i-1} g_{i-2} + p_i p_{i-1} p_{i-2} g_{i-3} \\
 &= p_i (g_i + g_{i-1} + p_{i-1} g_{i-2} + p_{i-1} p_{i-2} g_{i-3})
 \end{aligned}$$

But,

$$\begin{aligned}
 c_{i+1} &= G_{i \leftarrow i-3} + P_{i \leftarrow i-3} c_{i-3} \\
 &= p_i h_{i+1}
 \end{aligned}$$

which yields

$$\begin{aligned}
 s_{i+1} &= t_{i+1} \oplus (p_i h_{i+1}), \\
 &= t_{i+1} (\bar{p}_i + \bar{h}_{i+1}) + \bar{t}_{i+1} p_i h_{i+1}, \\
 &= \bar{h}_{i+1} t_{i+1} + h_{i+1} (t_{i+1} \oplus p_i).
 \end{aligned}$$

We moved one gate delay away from the critical path.

In his original work, Ling also used the wired logic capability of ECL to enhance the speed.

## Hybrid adders

- The *canonic adder* has a specific circuit to generate the carry into each bit location.
- $c_{i+1}$  is due to a propagation from  $c_0$  or a propagation from a generation at position 1 or a propagation from a generation at position 2 or ...
- Hence the delay is that of an AND tree to detect the propagation followed by an OR tree to combine the result.

- The total delay is  $2 \lceil \log_r n \rceil + 1 + 1$ . (The two trees plus the formation of the initial  $p$  and  $g$  plus the final bit sum.)
- The *prefix adder* is similar assuming  $r = 2$ .

## Lookahead

- Multi-operand addition
- Carry save adders
- Multiplication