Peter Alfke, Xilinx,  peter@xilinx.com
<br>
<br>

EE385b talk, May 3
<br>
<br>

Designing for High Performance
<br>

(30 slides)
<br>
<br>

1. Choose the best architecture ( EPLDs vs XC3000 vs XC4000 )
 with four examples.
<br>
<br>
2. MSI-PAL-CPLD User Expectations vs Gate-Array user expectations
<br>
<br>
3. Design Entry, Floopplanning, Optimize schematics for speed.
<br>
<br>
4. High-performance circuit issues:
<br>
clock distribution,
<br>
Input setup and hold, metastability,
<br>
simultaneous switching outputs,
<br>
transmission line effects,
<br>
Power considertions, thermal management, designing for low power.
<br>

<br>
There will be hand-outs that combine a dozen presentations,
total ca 350 slides on 180 pages.